Broadband Direct RF Digitization Receivers (Analog Circuits and Signal Processing)
7 Angebote vergleichen

Lieferung aus: Japan, Lagernd, zzgl. Versandkosten.
This book discusses the trade-offs involved in designing direct RF digitization receivers for the radio frequency and digital signal processing domains.  A system-level framework is developed, quantifying the relevant impairments of the signal processing chain, through a comprehensive system-level analysis.  Special focus is given to noise analysis (thermal noise, quantization noise, saturation noise, signal-dependent noise), broadband non-linear distortion analysis, including the impact of the sampling strategy (low-pass, band-pass), analysis of time-interleaved ADC channel mismatches, sampling clock purity and digital channel selection. The system-level framework described is applied to the design of a cable multi-channel RF direct digitization receiver. An optimum RF signal conditioning, and some algorithms (automatic gain control loop, RF front-end amplitude equalization control loop) are used to relax the requirements of a 2.7GHz 11-bit ADC. A two-chip implementation is presented, using BiCMOS and 65nm CMOS processes, together with the block and system-level measurement results. Readers will benefit from the techniques presented, which are highly competitive, both in terms of cost and RF performance, while drastically reducing power consumption. Soft cover.

This book discusses the trade-offs involved in designing direct RF digitization receivers for the radio frequency and digital signal processing domains. A system-level framework is developed, quantifying the relevant impairments of the signal processing chain, through a comprehensive system-level analysis. Special focus is given to noise analysis (thermal noise, quantization noise, saturation noise, signal-dependent noise), broadband non-linear distortion analysis, including the impact of the sampling strategy (low-pass, band-pass), analysis of time-interleaved ADC channel mismatches, sampling clock purity and digital channel selection. The system-level framework described is applied to the design of a cable multi-channel RF direct digitization receiver. An optimum RF signal conditioning, and some algorithms (automatic gain control loop, RF front-end amplitude equalization control loop) are used to relax the requirements of a 2.7GHz 11-bit ADC. A two-chip implementation is presented, using BiCMOS and 65nm CMOS processes, together with the block and system-level measurement results. Readers will benefit from the techniques presented, which are highly competitive, both in terms of cost and RF performance, while drastically reducing power consumption.

Lieferung aus: Niederlande, Vermoedelijk 4-6 weken.
bol.com.
This book discusses the trade-offs involved in designing direct RF digitization receivers for the radio frequency and digital signal processing domains. A system-level framework is developed, quantifying the relevant impairments of the signal processing chain, through a comprehensive system-level analysis. Special focus is given to noise analysis (thermal noise, quantization noise, saturation noise, signal-dependent noise), broadband non-linear distortion analysis, including the impact of the SA... This book discusses the trade-offs involved in designing direct RF digitization receivers for the radio frequency and digital signal processing domains. A system-level framework is developed, quantifying the relevant impairments of the signal processing chain, through a comprehensive system-level analysis. Special focus is given to noise analysis (thermal noise, quantization noise, saturation noise, signal-dependent noise), broadband non-linear distortion analysis, including the impact of the sampling strategy (low-pass, band-pass), analysis of time-interleaved ADC channel mismatches, sampling clock purity and digital channel selection. The system-level framework described is applied to the design of a cable multi-channel RF direct digitization receiver. An optimum RF signal conditioning, and some algorithms (automatic gain control loop, RF front-end amplitude equalization control loop) are used to relax the requirements of a 2.7GHz 11-bit ADC. A two-chip implementation is presented, using BiCMOS and 65nm CMOS processes, together with the block and system-level measurement results. Readers will benefit from the techniques presented, which are highly competitive, both in terms of cost and RF performance, while drastically reducing power consumption. Taal: Engels;Afmetingen: 235x155 mm;Gewicht: 338,00 gram;Verschijningsdatum: oktober 2016;ISBN10: 3319345338;ISBN13: 9783319345338; Engelstalig | Paperback | 2016.

Von Händler/Antiquariat, Herb Tandree Philosophy Books [17426], Stroud, GLOS, United Kingdom.
9783319345338 This listing is a new book, a title currently in-print which we order directly and immediately from the publisher.

Lieferung aus: Kanada, Usually ships within 1 - 2 business days.
Von Händler/Antiquariat, calibris.
Paperback, Edition: Softcover reprint of the original 1st ed. 2014, Label: Springer, Springer, Product group: Book, Published: 2016-10-14, Release date: 2016-08-27, Studio: Springer.

Lieferung aus: Kanada, Usually ships in 24 hours.
Von Händler/Antiquariat, Amazon.ca.
Paperback, Edition: Softcover reprint of the original 1st ed. 2014, Label: Springer, Springer, Product group: Book, Published: 2016-10-14, Release date: 2016-08-27, Studio: Springer.

Lieferung aus: Vereinigte Staaten von Amerika, Lagernd, zzgl. Versandkosten.
Broadband-Direct-RF-Digitization-Receivers~~Olivier-Jamin, Broadband Direct RF Digitization Receivers, Paperback.