In-loop Filtering in Emerging HEVC Standard - 8 Angebote vergleichen
| Preise | Jan. 18 | Sep. 19 | Dez. 19 |
|---|---|---|---|
| Schnitt | € 34,31 | € 38,00 | € 34,72 |
| Nachfrage |
1
In-loop Filtering in Emerging HEVC Standard (2017)
~DE PB NWISBN: 9783330090293 bzw. 3330090294, vermutlich in Deutsch, 64 Seiten, LAP Lambert Academic Publishing, Taschenbuch, neu.
Lieferung aus: Deutschland, Versandkosten nach: Schweiz.
Von Händler/Antiquariat, AHA-BUCH GmbH, [4009276].
Neuware - This book proposes the design and architecture of De-blocking filter (DBF) which removes blocking artifacts in new emerging High Efficiency Video Coding (HEVC). DBF of HEVC employs two type of filter, normal and strong filter. The architecture of both filtering modes is proposed in this book. Distributed memories and two data paths increases the parallelism and make architecture more efficient. The proposed architecture was first implemented in MATLAB 2013, then described using Verilog in MODELSIM 10.2c and, was finally synthesized in Xilinx ISE Design Suite 14.5. The proposed architecture is described by Verilog and implemented on FPGA. The architecture can realize real-time to compute 4k UHD video at 30fps by using 46.65 million clocks. The total equivalent gate count of proposed architecture is 11.4K for Virtex-4 board implementation and 46K for Virtex-5 board. -, 02.12.2017, Taschenbuch, Neuware, 220x150x4 mm, 112g, 64, Internationaler Versand, PayPal, Kreditkarte, offene Rechnung, Banküberweisung, offene Rechnung (Vorkasse vorbehalten).
Von Händler/Antiquariat, AHA-BUCH GmbH, [4009276].
Neuware - This book proposes the design and architecture of De-blocking filter (DBF) which removes blocking artifacts in new emerging High Efficiency Video Coding (HEVC). DBF of HEVC employs two type of filter, normal and strong filter. The architecture of both filtering modes is proposed in this book. Distributed memories and two data paths increases the parallelism and make architecture more efficient. The proposed architecture was first implemented in MATLAB 2013, then described using Verilog in MODELSIM 10.2c and, was finally synthesized in Xilinx ISE Design Suite 14.5. The proposed architecture is described by Verilog and implemented on FPGA. The architecture can realize real-time to compute 4k UHD video at 30fps by using 46.65 million clocks. The total equivalent gate count of proposed architecture is 11.4K for Virtex-4 board implementation and 46K for Virtex-5 board. -, 02.12.2017, Taschenbuch, Neuware, 220x150x4 mm, 112g, 64, Internationaler Versand, PayPal, Kreditkarte, offene Rechnung, Banküberweisung, offene Rechnung (Vorkasse vorbehalten).
2
Symbolbild
In-loop Filtering in Emerging HEVC Standard (2017)
~DE PB NWISBN: 9783330090293 bzw. 3330090294, vermutlich in Deutsch, 64 Seiten, LAP Lambert Academic Publishing, Taschenbuch, neu.
Lieferung aus: Deutschland, Versandkosten nach: Schweiz.
Von Händler/Antiquariat, Buchhandlung - Bides GbR, [4124740].
Neuware - This book proposes the design and architecture of De-blocking filter (DBF) which removes blocking artifacts in new emerging High Efficiency Video Coding (HEVC). DBF of HEVC employs two type of filter, normal and strong filter. The architecture of both filtering modes is proposed in this book. Distributed memories and two data paths increases the parallelism and make architecture more efficient. The proposed architecture was first implemented in MATLAB 2013, then described using Verilog in MODELSIM 10.2c and, was finally synthesized in Xilinx ISE Design Suite 14.5. The proposed architecture is described by Verilog and implemented on FPGA. The architecture can realize real-time to compute 4k UHD video at 30fps by using 46.65 million clocks. The total equivalent gate count of proposed architecture is 11.4K for Virtex-4 board implementation and 46K for Virtex-5 board. - Besorgungstitel - vorauss. Lieferzeit 3-5 Tage. 02.12.2017, Taschenbuch, Neuware, 220x150x4 mm, 112g, 64, Internationaler Versand, offene Rechnung (Vorkasse vorbehalten), PayPal, Banküberweisung.
Von Händler/Antiquariat, Buchhandlung - Bides GbR, [4124740].
Neuware - This book proposes the design and architecture of De-blocking filter (DBF) which removes blocking artifacts in new emerging High Efficiency Video Coding (HEVC). DBF of HEVC employs two type of filter, normal and strong filter. The architecture of both filtering modes is proposed in this book. Distributed memories and two data paths increases the parallelism and make architecture more efficient. The proposed architecture was first implemented in MATLAB 2013, then described using Verilog in MODELSIM 10.2c and, was finally synthesized in Xilinx ISE Design Suite 14.5. The proposed architecture is described by Verilog and implemented on FPGA. The architecture can realize real-time to compute 4k UHD video at 30fps by using 46.65 million clocks. The total equivalent gate count of proposed architecture is 11.4K for Virtex-4 board implementation and 46K for Virtex-5 board. - Besorgungstitel - vorauss. Lieferzeit 3-5 Tage. 02.12.2017, Taschenbuch, Neuware, 220x150x4 mm, 112g, 64, Internationaler Versand, offene Rechnung (Vorkasse vorbehalten), PayPal, Banküberweisung.
3
Symbolbild
In-loop Filtering in Emerging HEVC Standard
DE PB NWISBN: 9783330090293 bzw. 3330090294, in Deutsch, LAP Lambert Academic Publishing, Taschenbuch, neu.
Die Beschreibung dieses Angebotes ist von geringer Qualität oder in einer Fremdsprache. Trotzdem anzeigen
5
Symbolbild
In-loop Filtering in Emerging HEVC Standard: From Performance Analysis to Hardware Design Implementation (Paperback) (2017)
~EN PB NWISBN: 9783330090293 bzw. 3330090294, vermutlich in Englisch, LAP Lambert Academic Publishing, Taschenbuch, neu.
Von Händler/Antiquariat, The Book Depository EURO [60485773], London, United Kingdom.
Die Beschreibung dieses Angebotes ist von geringer Qualität oder in einer Fremdsprache. Trotzdem anzeigen
Die Beschreibung dieses Angebotes ist von geringer Qualität oder in einer Fremdsprache. Trotzdem anzeigen
6
In-loop Filtering in Emerging HEVC Standard
~DE NW ABISBN: 9783330090293 bzw. 3330090294, vermutlich in Deutsch, neu, Hörbuch.
Lieferung aus: Schweiz, Lieferzeit: 11 Tage.
Die Beschreibung dieses Angebotes ist von geringer Qualität oder in einer Fremdsprache. Trotzdem anzeigen
Die Beschreibung dieses Angebotes ist von geringer Qualität oder in einer Fremdsprache. Trotzdem anzeigen
7
In-loop Filtering in Emerging HEVC Standard From Performance Analysis to Hardware Design Implementation (2017)
~DE NWISBN: 3330090294 bzw. 9783330090293, vermutlich in Deutsch, LAP Lambert Academic Publishing, neu.
Von Händler/Antiquariat, MARZIES.de Buch- und Medienhandel, 14621 Schönwalde-Glien.
Kartoniert / Broschiert, neu, 2017-12-03.
Kartoniert / Broschiert, neu, 2017-12-03.
8
In-loop Filtering in Emerging HEVC Standard: From Performance Analysis to Hardware Design Implementation (2017)
DE PB NWISBN: 9783330090293 bzw. 3330090294, in Deutsch, 64 Seiten, LAP LAMBERT Academic Publishing, Taschenbuch, neu.
Neu ab: € 34,85 (16 Angebote)
Zu den weiteren 16 Angeboten bei Amazon.de
Lieferung aus: Deutschland, Gewöhnlich versandfertig in 2 Tagen. Versandkostenfrei.
Von Händler/Antiquariat, Amazon.de.
Die Beschreibung dieses Angebotes ist von geringer Qualität oder in einer Fremdsprache. Trotzdem anzeigen
Von Händler/Antiquariat, Amazon.de.
Die Beschreibung dieses Angebotes ist von geringer Qualität oder in einer Fremdsprache. Trotzdem anzeigen
Lade…