Formal Verification of a Processor with Memory Management Units: Hardware Design without Logical Bugs
5 Angebote vergleichen
| Preise | 2013 | 2014 | 2015 | 2017 |
|---|---|---|---|---|
| Schnitt | € 80,87 | € 55,15 | € 65,80 | € 47,88 |
| Nachfrage |
1
Formal Verification of a Processor with Memory Management Units: Hardware Design without Logical Bugs (2013)
EN PB NWISBN: 9783639001884 bzw. 3639001885, in Englisch, 120 Seiten, VDM Verlag Dr. Müller, Taschenbuch, neu.
Neu ab: $65.99 (9 Angebote)
Gebraucht ab: $148.29 (1 Angebote)
Zu den weiteren 10 Angeboten bei Amazon.com
Lieferung aus: Vereinigte Staaten von Amerika, Usually ships in 1-2 business days.
Von Händler/Antiquariat, Book Depository US.
In this book we present the formal verification of a memory management unit which operates under specific conditions. We also present the formal verification of a complex processor VAMP with support of address translation by means of a memory management unit. The VAMP is an out-of-order 32-bit RISC CPU with a DLX instruction set, fully IEEE-compliant floating point units, and a memory unit. The VAMP also supports precise internal and external interrupts. It is modeled on the gate level and verified with respect to its specification. The subject of this book is based on the formal proof of the VAMP without address translation [Bey05] and on paper and pencil specification, implementation, and correctness proof of a memory management unit [Hil05]. The results of this work yield a formally verified gate-level implementation of the VAMP with support of address translation, with interrupts, and a cache memory interface with split instruction and data caches. Paperback, Label: VDM Verlag Dr. Müller, VDM Verlag Dr. Müller, Produktgruppe: Book, Publiziert: 2013-10-17, Freigegeben: 2013-10-17, Studio: VDM Verlag Dr. Müller, Verkaufsrang: 16147443.
Von Händler/Antiquariat, Book Depository US.
In this book we present the formal verification of a memory management unit which operates under specific conditions. We also present the formal verification of a complex processor VAMP with support of address translation by means of a memory management unit. The VAMP is an out-of-order 32-bit RISC CPU with a DLX instruction set, fully IEEE-compliant floating point units, and a memory unit. The VAMP also supports precise internal and external interrupts. It is modeled on the gate level and verified with respect to its specification. The subject of this book is based on the formal proof of the VAMP without address translation [Bey05] and on paper and pencil specification, implementation, and correctness proof of a memory management unit [Hil05]. The results of this work yield a formally verified gate-level implementation of the VAMP with support of address translation, with interrupts, and a cache memory interface with split instruction and data caches. Paperback, Label: VDM Verlag Dr. Müller, VDM Verlag Dr. Müller, Produktgruppe: Book, Publiziert: 2013-10-17, Freigegeben: 2013-10-17, Studio: VDM Verlag Dr. Müller, Verkaufsrang: 16147443.
2
Formal Verification of a Processor with Memory Management Units (2008)
DE PB NW RPISBN: 9783639001884 bzw. 3639001885, in Deutsch, Vdm Verlag Apr 2008, Taschenbuch, neu, Nachdruck.
Von Händler/Antiquariat, AHA-BUCH GmbH [51283250], Einbeck, Germany.
This item is printed on demand - Print on Demand Titel. - In this book we present the formal verification of amemory management unit which operates under specific conditions. We also present the formal verificationof acomplex processor VAMP with support of addresstranslation by means of a memory management unit. The VAMP is an out-of-order 32-bit RISC CPU with a DLX instruction set, fully IEEE-compliant floating point units, and a memory unit. The VAMP also supports precise internal and external interrupts. It is modeled on the gate level and verified with respect to its specification. The subject of this book is based on the formal proof of the VAMP without address translation [Bey05]and on paper and pencil specification, implementation, and correctness proof of a memory management unit [Hil05]. The results of this work yield a formally verified gate-level implementation of the VAMP with support of address translation, with interrupts, and a cache memory interface with split instruction and data caches. 120 pp. Englisch.
This item is printed on demand - Print on Demand Titel. - In this book we present the formal verification of amemory management unit which operates under specific conditions. We also present the formal verificationof acomplex processor VAMP with support of addresstranslation by means of a memory management unit. The VAMP is an out-of-order 32-bit RISC CPU with a DLX instruction set, fully IEEE-compliant floating point units, and a memory unit. The VAMP also supports precise internal and external interrupts. It is modeled on the gate level and verified with respect to its specification. The subject of this book is based on the formal proof of the VAMP without address translation [Bey05]and on paper and pencil specification, implementation, and correctness proof of a memory management unit [Hil05]. The results of this work yield a formally verified gate-level implementation of the VAMP with support of address translation, with interrupts, and a cache memory interface with split instruction and data caches. 120 pp. Englisch.
4
Formal Verification of a Processor with Memory Management Units: Hardware Design without Logical Bugs (2013)
EN PB NWISBN: 9783639001884 bzw. 3639001885, in Englisch, 120 Seiten, VDM Verlag Dr. Müller, Taschenbuch, neu.
Neu ab: £36.90 (6 Angebote)
Gebraucht ab: £43.74 (3 Angebote)
Zu den weiteren 9 Angeboten bei Amazon.co.uk
Lieferung aus: Vereinigtes Königreich Großbritannien und Nordirland, Usually dispatched within 24 hours.
Von Händler/Antiquariat, Amazon.co.uk.
Die Beschreibung dieses Angebotes ist von geringer Qualität oder in einer Fremdsprache. Trotzdem anzeigen
Von Händler/Antiquariat, Amazon.co.uk.
Die Beschreibung dieses Angebotes ist von geringer Qualität oder in einer Fremdsprache. Trotzdem anzeigen
5
Formal Verification of a Processor with Memory Management Units: Hardware Design without Logical Bugs (2013)
EN PB NWISBN: 9783639001884 bzw. 3639001885, in Englisch, 120 Seiten, VDM Verlag Dr. Müller, Taschenbuch, neu.
Neu ab: £36.90 (6 Angebote)
Gebraucht ab: £43.74 (3 Angebote)
Zu den weiteren 9 Angeboten bei Amazon.co.uk
Lieferung aus: Vereinigtes Königreich Großbritannien und Nordirland, Usually dispatched within 1-2 business days, zzgl. Versandkosten (wenn der Anbieter in Ihr Land liefert).
Von Händler/Antiquariat, Book Depository.
Die Beschreibung dieses Angebotes ist von geringer Qualität oder in einer Fremdsprache. Trotzdem anzeigen
Von Händler/Antiquariat, Book Depository.
Die Beschreibung dieses Angebotes ist von geringer Qualität oder in einer Fremdsprache. Trotzdem anzeigen
Lade…